/Tag: digital design

Clock Skew Removal (Clock Deskewing) using PLL and DLL

Clock Skew Clock skew exists in every synchronous system. The edge of the system clock arrives at different times at different points in the system. This difference in arrival times is defined as clock skew. Few facts about clock skew: It's caused by different path delays to different points in the design. It's is constant from cycle [...]

By |2016-09-13T07:19:08+00:00September 13th, 2016|Categories: Explained Simply|Tags: , , |0 Comments